

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/939,199		08/24/2001	Jeffrey J. Norris	2316.1485US01	3383	
23552	7590	10/17/2003	·	EXAMINER		
MERCHA		OULD PC	LEON, EDWIN A			
P.O. BOX MINNEAI		V 55402-0903		ART UNIT	PAPER NUMBER	
				2833		

DATE MAILED: 10/17/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.		Applicant(s)					
·	•	09/939,199 NORRIS ET AL.							
	Office Action Summary	Examin r		Art Unit					
	-	Edwin A. León		2833	1140				
	Th MAILING DATE of this communication ap		r sheet with the c		Idress				
Period fo	• •								
THE - Exte after - If the - If NC - Failu - Any - earne	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. Insions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. Period for reply specified above is less than thirty (30) days, a reperiod for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statutely received by the Office later than three months after the mailing patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, how ly within the statutory min will apply and will expire e, cause the application t	ever, may a reply be tim nimum of thirty (30) day: SIX (6) MONTHS from o become ABANDONE	nely filed s will be considered time the mailing date of this o D (35 U.S.C. § 133).	ly. ommunication.				
Status	Despensive to communication(s) filed on 04	August 2002							
1)⊠	Responsive to communication(s) filed on <u>04</u> This action is FINAL . 2b) This action is FINAL .	<u>August 2005</u> . his action is non-f	inal						
2a)☐	Since this application is in condition for allow			rospoution as to th	no morite is				
3)□ Disposit	closed in accordance with the practice under ion of Claims				ie mems is				
-	Claim(s) 1 and 3-15 is/are pending in the app	olication.							
	4a) Of the above claim(s) is/are withdra	awn from consider	ation.						
5)⊠	Claim(s) <u>15</u> is/are allowed.								
6)⊠	Claim(s) <u>1,3-6,8 and 10-14</u> is/are rejected.								
.7)🖂	Claim(s) 7,9 and 11-14 is/are objected to.								
8)□	Claim(s) are subject to restriction and/o	or election require	ement.						
Applicat	ion Papers								
	The specification is objected to by the Examino								
10)	The drawing(s) filed on is/are: a)☐ acce								
	Applicant may not request that any objection to the		_						
- 11)∟	The proposed drawing correction filed on			oved by the Examir	ier.				
42)	If approved, corrected drawings are required in re		cuon.						
•	The oath or declaration is objected to by the E	Adminier.							
•	under 35 U.S.C. §§ 119 and 120	ın priority under 2	EIISC & 110/a) (d) or (f)					
-	Acknowledgment is made of a claim for foreig	in priority under 5	5 U.S.C. § 119(a	i)-(u) or (i).					
a)	☐ All b)☐ Some * c)☐ None of:	its have been rece	aived						
	 Certified copies of the priority documen Certified copies of the priority documen 			on No					
	Copies of the certified copies of the prior				l Stage				
* (application from the International Book the attached detailed Office action for a list	ureau (PCT Rule	17.2(a)).		Otage				
14) 🔲 /	Acknowledgment is made of a claim for domes	tic priority under 3	35 U.S.C. § 119(e) (to a provisiona	ıl application).				
) The translation of the foreign language pr Acknowledgment is made of a claim for domes								
Attachmer	t(s)								
2) Notice	ce of References Cited (PTO-892) se of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449) Paper No(s)	4) 5) 13,15 . 6)		y (PTO-413) Paper No Patent Application (PT					

Art Unit: 2833

DETAILED ACTION

Response to Amendment

1. Applicant's Response filed August 4, 2003 has been place of record in the file as Paper No. 16.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 1, 3-6, 8 and 10-14 are rejected under 35 U.S.C. 102(e) as being anticipated by Perrone et al. (U.S. Patent No. 6,626,705). With regard to Claim 1, Perrone et al. discloses a system for use with jack assemblies (22) including front plug receiving ports (26, 28) and rear electrical card edge contacts (See Column 3, Lines 34-46) comprising: a chassis (20) having a front and a rear, the chassis (20) including a power bus (See Column 3, Lines 60-67) having a plurality of power plugs (See Column 3, Lines 60-67) for providing electrical power, the power bus (See Column 3, Lines 60-67)

Application/Control Number: 09/939,199

Art Unit: 2833

67) further including a power intake (See Column 3, Lines 60-67) for receiving electrical power, the chassis (20) defining a plurality of jack assembly receiving areas (where 22 and 24 are mounted) formed in the front of the chassis (20); and a plurality of mount apparatus (24) mounted in the chassis (20), each of the mount apparatus (24) including a power receptacle (31) for receiving electrical power from one of the plurality of power plugs (See Column 3, Lines 60-67) and a circuit board assembly (42), each of the mount apparatus (24) including front electrical contacts (33) and rear electrical contacts (32), the front electrical contacts (33) configured for contacting the rear electrical card edge contacts (See Column 3, Lines 34-46) of the jack assemblies (22). See Figs. 1-11b.

With regard to Claim 3, Perrone et al. discloses the chassis (20) further including first and second cable guides (See Column 3, Lines 60-67). See Figs. 1-11b.

With regard to Claim 4, Perrone et al. discloses a plurality of jack assemblies (22) each having front and plug receiving ports (26, 28) and rear electrical card edge contacts (See Column 3, Lines 34-46) that are electrically connected to the mount apparatus (24). See Figs. 1-11b.

With regard to Claim 5, Perrone et al. discloses the chassis (20) including slots (See Column 3, Lines 60-67) for retaining the jack assembly (22). See Figs. 1-11b.

With regard to Claim 6, Perrone et al. discloses the mount apparatus (24) including: a front cover (30) having a plurality of receptacles (31); a back cover (Fig. 7) having a plurality of through holes (where 32 and 33 are located); and wherein the circuit board assembly (42) is sandwiched between the front cover (30) and the back

Application/Control Number: 09/939,199

Art Unit: 2833

cover (Fig. 7), the rear electrical contacts (32) of the mount apparatus (24) including a plurality of pins (See Column 3, Lines 34-46) extending through the holes (where 32 and 33 are located) in the back cover (Fig. 7). See Figs. 1-11b.

With regard to Claim 8, Perrone et al. discloses the circuit board assembly (42) includes a circuit board (42) and a plurality of electrical terminals (33), the electrical terminals (33) including the front electrical contacts (33) of the mount apparatus (24). See Figs. 1-11b.

With regard to Claim 10, Perrone et al. discloses a system for use with jack assemblies (22) including front plug receiving ports (26, 28) and rear electrical card edge contacts (See Column 3, Lines 34-46) comprising: a chassis (20) defining a plurality of slots configured to receive top and bottom edges of the jack assemblies (22), a plurality of mount apparatus (24) mounted in the chassis (20), each of the mount apparatus (24) including: a front cover (30) having a plurality of receptacles (31) including electrical contacts for mating with the rear card edge electrical contacts (See Column 3, Lines 34-46) of the jack assemblies (22); a back cover (Fig. 7) having a plurality of through holes (where 32 and 33 are located); and a circuit board assembly (42) sandwiched between the front cover (30) and the back cover (Fig. 7), the circuit board assembly (42) including a plurality of pins (See Column 3, Lines 34-46) extending through the holes (where 32 and 33 are located) of the back cover (Fig. 7), the circuit board assembly (42) providing electrical communication between the electrical contacts of the front cover (30) and the pins (See Column 3, Lines 34-46) extending through the back cover (Fig. 7). See Figs. 1-11b.

'Application/Control Number: 09/939,199

Art Unit: 2833

Allowable Subject Matter

- 4. Claim 15 is allowed for the reasons given on the Office Action of December 4, 2002.
- 5. Claim 9 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims for the reasons given on the Office Action of December 4, 2002.
- 6. Claims 7, and 11-14 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The references fail to teach, disclose, or suggest, either alone or in combination, the circuit board assembly including: a board having a plurality of through holes aligned with the receptacles of the front cover and the through holes of the back cover; a plurality of contacts retained in a first set of the through holes of the board of the circuit board assembly, a first end of each contact defining each of the electrical contacts of the front cover and being extended towards and exposed in a corresponding receptacle of the front cover and stopped by the front cover, a second end of each contact being extended towards and projecting toward the back cover and a trace electrically connecting each contact to each corresponding pin and in combination with the rest of the limitations in the base and intermediate claims.

Response to Arguments

7. Applicant's arguments with respect to claims 1 and 3-15 have been considered

but are moot in view of the new ground(s) of rejection.

Conclusion

8. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Edwin A. León whose telephone number is (703) 308-

6253. The examiner can normally be reached on Monday - Friday 9:00-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Paula A. Bradley can be reached on (703) 308-2319. The fax phone

numbers for the organization where this application or proceeding is assigned are (703)

308-7722 for regular communications and (703) 308-7722 for After Final

communications.

Any inquiry of a general nature or relating to the status of this application or

proceeding should be directed to the receptionist whose telephone number is (703) 308-

0956.

Wan h. 2

Edwin A. León

AU 2833

EAL

October 10, 2003

P. AUSTIN BRADLEY SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800